

Fig. 3. Schematic Circuit of Receiver.